This document describes the architecture of a superscalar out-of-order processor core. It can dispatch up to 6 macro operations per cycle and execute up to 4 instructions per cycle. It has an 8-way issue width and can perform up to 3 loads and 2 stores per cycle.