SlideShare a Scribd company logo
1 of 11
Download to read offline
11OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
ENRZ Advanced Modulation for Low Latency
Applications
OIF CEI-56G – Signal Integrity to the Forefront
David R Stauffer
Kandou Bus SA
March 22, 2016
22OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
CEI Application Space is Evolving
• The “OIF Next Generation Interconnect Framework” white paper lays
out a roadmap for CEI-56G serial links.
‒ 2.5D and 3D applications are becoming increasingly relevant.
‒ Mid-plane architectures are increasingly used to limit channel loss.
‒ High function ASICs (such as switch chips) are driving requirements for
higher I/O density and lower interface power.
Die to Die
Chip to chip over a
backplane
OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
33OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
OIF CEI-56G Projects
• CEI-56G Projects are underway for five link reach applications.
• Each reach optimizes the link budget with the goal of providing the
lowest possible power dissipation for the application.
OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
CEI-56G-LR
Chip Chip
Backplane or Passive Copper Cable
LR: Interface for chip-to-chip over a backplane
• 100 cm, 2 connectors
• 35 dB loss at 14 GHz
CEI-56G-MR
Chip Chip
Chip-to-Chip & Midplane Applications
MR: Interface for chip-to-chip and midrange backplane
• 50 cm, 1 connector
• 15-25 dB loss at 14 GHz
• 20-50 dB loss at 28 GHz
CEI-56G-VSR
Chip
Pluggable
Optics
Chip to Module
VSR: Chip-to-Module interfaces
• 10 cm, 1 connector
• 10-20 dB loss at 28 GHz
CEI-56G-XSR
Chip Optics
Chip to Nearby Optics Engine
XSR: Chip to nearby optics engine or LR driver chip
• 5 cm, no connectors
• 5-10 dB loss at 28 GHz
CEI-56G-USR
3D Stack
USR: 2.5D/3D die-to-die applications
• 1 cm, no connectors, no packages
2.5D Chip-to-OE
44OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
Optimal Power for the Application
• Power has become the key cost driver in system design.
• Power requirements are driving standards to optimize link budgets for each
application space.
‒ Driver amplitude
‒ Signal processing (FIR, DFE, FEC)
‒ Clocking (CDR vs. Common or Forwarded Clock)
• Past practice of using one or two SerDes designs across a wide range of application
spaces is no longer feasible.
‒ Number of links on switch chips may preclude using LR Serdes.
‒ Using USR/XSR interfaces to connect switch chips to off-board Optics Engines or LR
Repeater Chips reduces power on the switch chip.
• Kandou has presented papers on very low power die-to-die interfaces using advanced
modulation: “A Pin-Efficient 20.83Gb/s/wire 0.94 pJ/bit Forwarded Clock CNRZ-5-
Coded SerDes up to 12mm for MCM Packages in 28nm CMOS”, Shokrollahi, et al., ISSCC
2016 Session 10.
OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
CEI-56G-USR CEI-56G-XSR CEI-56G-VSR CEI-56G-MR CEI-56G-LR
<< 1 pJ/bit < 1.5 pJ/bit < 2.5 pJ/bit < 5 pJ/bit
(incl. FEC)
< 7 pJ/bit
(incl. FEC)
55OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
HPC and Networking Applications Diverging
• CEI has been successful as the central specification for SerDes.
‒ CEI-based SerDes are available in all major FPGA and ASIC flows.
‒ Many public and proprietary CPU-CPU, CPU-I/O, and CPU-Memory
interconnects are based on CEI SerDes.
• These interconnects typically use small SRAM or register-based
transaction buffers.
‒ Credit based flow control is used to avoid overflows.
‒ CRC error detection and retry is used to handle errors.
• Credit based flow control is sensitive to latency.
‒ Typical range of the bandwidth-delay product is 20-200 bytes.
‒ Latency of Ethernet RS FECs exceed these limits and would force
redesign to include larger buffers.
‒ For some protocols buffers would need to be larger than the limits
supported by the protocol.
• Conclusion: HPC applications are creating a demand for alternative
standards that are not dependent on FEC to achieve the link budget.
OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
66OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
CEI-56G Electrical Modulation Variants
OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
Interface Mod.
Max. Data
Rate
IL @Nyquist Clock Arch.
Elec.
BER
CEI-56G-XSR-PAM4 PAM-4 58.0 Gb/s 4.25 dB Fwd Clk 10-15
CEI-56G-VSR-PAM4 PAM-4 58.0 Gb/s 10 dB CDR 10-6
CEI-56G-MR-PAM4 PAM-4 58.0 Gb/s 19.67 dB CDR 10-6
CEI-56G-LR-PAM4 PAM-4 60.0 Gb/s 28.45 dB CDR 3 x 10-4
PRELIMINARY – Subject to Change
Interface Mod.
Max. Data
Rate
IL @Nyquist Clock Arch. Elec. BER
CEI-56G-USR-NRZ NRZ 58.0 Gb/s 2 dB Fwd Clk 10-15
CEI-56G-XSR-NRZ NRZ 58.0 Gb/s 8 dB Fwd Clk 10-15
CEI-56G-VSR-NRZ NRZ 56.0 Gb/s 20 dB CDR 10-15
CEI-56G-MR-NRZ NRZ 56.0 Gb/s 30 dB CDR 10-15
CEI-56G-LR-ENRZ ENRZ
112.4 Gb/s
(4 wires)
33.59 dB CDR 10-15
PRELIMINARY – Subject to Change
• OIF is pursuing multiple
modulation variants for
several reach applications.
• Networking applications
(802.3, T11.2) include FEC.
Most PAM-4 variants
assume FEC is implemented
and optimize power/cost
based on this assumption.
• Data center applications
using token-based protocols
cannot tolerate latency
associated with FEC. NRZ
variants support reasonable
BER without utilizing FEC.
• ENRZ provides a “no FEC”
option for higher loss
applications where NRZ
does not work.
77OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
ENRZ Multiwire Code
Encoder Codes 3 bits
as permutations of
±(+1,-1/3,-1/3,-1/3)
Encoding results
in Quaternary
values on wires
Balanced driver current
reduces SSO and limits
generated EMI
Linear combination stage
averages signals prior to
comparator and sampler.
Binary NRZ values at
slicers do not have ISI
issues inherent in PAM.
ENRZ is a 3-bit over 4-wire
ChordTM signaling code that
fills the space between single-
ended and differential
signaling
• Bandwidth per wire is
higher than differential
NRZ at similar baud rate.
• Inter-symbol
interference is lower
than PAM-4/8 interfaces
• Noise rejection
characteristics are
similar to differential
signals
Because of signal integrity
advantages, ENRZ does not
require a FEC as is required
for other LR variants.
88OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
SC #3
LR Channel Simulation Using ENRZ without FEC
• Simulation conditions:
‒ ENRZ @37.5 GBd
‒ Tx Launch: 1000 mVppd
‒ FFE (3-tap), VGA (10 dB), CTLE (4 dB), DFE (20-tap)
‒ BER = 1E-15 (no FEC)
• Results:
‒ EH: 29.5 mV (SC#2)
‒ EW: 0.375 UI (SC#2)
• Conclusion:
‒ SC#2 has sufficient eye opening.
‒ No FEC is required.
SC #1
SC #2
99OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
LR Channel Simulation Using PAM4 with FEC
Diff. Pair #1
Diff. Pair #2
• Simulation conditions:
‒ PAM-4 @30 GBd
‒ Tx Launch: 1000 mVppd
‒ FFE (3-tap), VGA (10 dB), CTLE (12 dB), DFE (20-tap)
‒ BER = 1E-6 (assumes FEC)
• Results:
‒ EH: 49.0 mV (pair #2)
‒ EW: 0.255 UI (pair #1)
• Conclusion:
‒ PAM-4 is a viable option, but requires FEC.
1010OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
Summary and Conclusions
• Power requirements are driving standards to optimize link
budgets for each application space.
• The selection of PAM-4 modulation (which is dependent on
FEC) by networking applications has forced a divergence
between interface standards for networking and HPC
interface applications.
• NRZ modulation can handle interface reaches up to MR
without requiring FEC.
• ENRZ provides a “No FEC” solution for LR interfaces.
• OIF 100G Serial and Beyond Workshop on March 24th
will explore next generation CEI-112G interfaces.
‒ Kandou Bus will be presenting ChordTM signaling
architectures for 112G and 224G in this workshop.
1111OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
KANDOU
reinventing the
BUS

More Related Content

What's hot

ASIC_Design.pdf
ASIC_Design.pdfASIC_Design.pdf
ASIC_Design.pdf
Ahmed Abdelazeem
 

What's hot (20)

Aula01 - Cabeamento
Aula01 - CabeamentoAula01 - Cabeamento
Aula01 - Cabeamento
 
Clock Tree Synthesis.pdf
Clock Tree Synthesis.pdfClock Tree Synthesis.pdf
Clock Tree Synthesis.pdf
 
Data types in verilog
Data types in verilogData types in verilog
Data types in verilog
 
Verilog HDL Verification
Verilog HDL VerificationVerilog HDL Verification
Verilog HDL Verification
 
Introduction to System verilog
Introduction to System verilog Introduction to System verilog
Introduction to System verilog
 
vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
 
Eco
EcoEco
Eco
 
CPU Verification
CPU VerificationCPU Verification
CPU Verification
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messages
 
ASIC_Design.pdf
ASIC_Design.pdfASIC_Design.pdf
ASIC_Design.pdf
 
STANDARD CELL LIBRARY DESIGN
STANDARD CELL LIBRARY DESIGNSTANDARD CELL LIBRARY DESIGN
STANDARD CELL LIBRARY DESIGN
 
Basics of digital verilog design(alok singh kanpur)
Basics of digital verilog design(alok singh kanpur)Basics of digital verilog design(alok singh kanpur)
Basics of digital verilog design(alok singh kanpur)
 
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAsPROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
 
IPv4aaS tutorial and hands-on
IPv4aaS tutorial and hands-onIPv4aaS tutorial and hands-on
IPv4aaS tutorial and hands-on
 
NAT64 and DNS64 in 30 minutes
NAT64 and DNS64 in 30 minutesNAT64 and DNS64 in 30 minutes
NAT64 and DNS64 in 30 minutes
 
DesignCon 2019 112-Gbps Electrical Interfaces: An OIF Update on CEI-112G
DesignCon 2019 112-Gbps Electrical Interfaces: An OIF Update on CEI-112GDesignCon 2019 112-Gbps Electrical Interfaces: An OIF Update on CEI-112G
DesignCon 2019 112-Gbps Electrical Interfaces: An OIF Update on CEI-112G
 
UART Communication
UART CommunicationUART Communication
UART Communication
 
Verilog
VerilogVerilog
Verilog
 
OIF CEI 56-G-FOE-April2015
OIF CEI 56-G-FOE-April2015OIF CEI 56-G-FOE-April2015
OIF CEI 56-G-FOE-April2015
 
Device tree support on arm linux
Device tree support on arm linuxDevice tree support on arm linux
Device tree support on arm linux
 

Viewers also liked

TCAMのしくみ
TCAMのしくみTCAMのしくみ
TCAMのしくみ
ogatay
 
Fujitsu 100G Overview
Fujitsu 100G OverviewFujitsu 100G Overview
Fujitsu 100G Overview
Ed Dodds
 
Madagascar analysis
Madagascar analysisMadagascar analysis
Madagascar analysis
croberts100
 
الإرشاد التربوي والنفسي في المؤسسات التعليمية
الإرشاد التربوي والنفسي في المؤسسات التعليميةالإرشاد التربوي والنفسي في المؤسسات التعليمية
الإرشاد التربوي والنفسي في المؤسسات التعليمية
khalid mechkouri
 

Viewers also liked (20)

What's so special about the number 512?
What's so special about the number 512?What's so special about the number 512?
What's so special about the number 512?
 
Dr. John Bainbridge, Principal Application Architect, NetSpeed
 Dr. John Bainbridge, Principal Application Architect, NetSpeed  Dr. John Bainbridge, Principal Application Architect, NetSpeed
Dr. John Bainbridge, Principal Application Architect, NetSpeed
 
CEI-56G - Testing Considerations
CEI-56G - Testing Considerations CEI-56G - Testing Considerations
CEI-56G - Testing Considerations
 
OIF 2015 FOE Architecture Presentation
OIF 2015 FOE Architecture PresentationOIF 2015 FOE Architecture Presentation
OIF 2015 FOE Architecture Presentation
 
TCAMのしくみ
TCAMのしくみTCAMのしくみ
TCAMのしくみ
 
CEI-56G - Signal Integrity to the Forefront
CEI-56G - Signal Integrity to the ForefrontCEI-56G - Signal Integrity to the Forefront
CEI-56G - Signal Integrity to the Forefront
 
BGP in 2014
BGP in 2014BGP in 2014
BGP in 2014
 
Cisco catalyst 6500 architecture white paper
Cisco catalyst 6500 architecture white paperCisco catalyst 6500 architecture white paper
Cisco catalyst 6500 architecture white paper
 
Prof. Uri Weiser,Technion
Prof. Uri Weiser,TechnionProf. Uri Weiser,Technion
Prof. Uri Weiser,Technion
 
OIF on 400G for Next Gen Optical Networks Conference
OIF on 400G for Next Gen Optical Networks ConferenceOIF on 400G for Next Gen Optical Networks Conference
OIF on 400G for Next Gen Optical Networks Conference
 
Prof. Danny Raz, Director, Bell Labs Israel, Nokia
 Prof. Danny Raz, Director, Bell Labs Israel, Nokia  Prof. Danny Raz, Director, Bell Labs Israel, Nokia
Prof. Danny Raz, Director, Bell Labs Israel, Nokia
 
ECOC Panel on OIF CEI 56G
ECOC Panel on OIF CEI 56GECOC Panel on OIF CEI 56G
ECOC Panel on OIF CEI 56G
 
Implementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew GroupsImplementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew Groups
 
Fujitsu 100G Overview
Fujitsu 100G OverviewFujitsu 100G Overview
Fujitsu 100G Overview
 
Beyond 100GE
Beyond 100GEBeyond 100GE
Beyond 100GE
 
Juniper Networks Router Architecture
Juniper Networks Router ArchitectureJuniper Networks Router Architecture
Juniper Networks Router Architecture
 
End User DNS Measurement at APNIC
End User DNS Measurement at APNICEnd User DNS Measurement at APNIC
End User DNS Measurement at APNIC
 
Psych 100B
Psych 100BPsych 100B
Psych 100B
 
Madagascar analysis
Madagascar analysisMadagascar analysis
Madagascar analysis
 
الإرشاد التربوي والنفسي في المؤسسات التعليمية
الإرشاد التربوي والنفسي في المؤسسات التعليميةالإرشاد التربوي والنفسي في المؤسسات التعليمية
الإرشاد التربوي والنفسي في المؤسسات التعليمية
 

Similar to ENRZ Advanced Modulation for Low Latency Applications

05. DF - Latest Trends in Optical Data Center Interconnects
05. DF - Latest Trends in Optical Data Center Interconnects05. DF - Latest Trends in Optical Data Center Interconnects
05. DF - Latest Trends in Optical Data Center Interconnects
Dimitris Filippou
 
Cpqd's SDN activities in optical dwdm terabit networks
Cpqd's SDN activities in optical dwdm terabit networksCpqd's SDN activities in optical dwdm terabit networks
Cpqd's SDN activities in optical dwdm terabit networks
CPqD
 

Similar to ENRZ Advanced Modulation for Low Latency Applications (20)

OIF 112G Panel at DesignCon 2017
OIF 112G Panel at DesignCon 2017OIF 112G Panel at DesignCon 2017
OIF 112G Panel at DesignCon 2017
 
400G/800G High Speed Networking product guide
400G/800G High Speed Networking product guide400G/800G High Speed Networking product guide
400G/800G High Speed Networking product guide
 
OIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 PresentationOIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 Presentation
 
High-performance 32G Fibre Channel Module on MDS 9700 Directors:
High-performance 32G Fibre Channel Module on MDS 9700 Directors:High-performance 32G Fibre Channel Module on MDS 9700 Directors:
High-performance 32G Fibre Channel Module on MDS 9700 Directors:
 
transforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdftransforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdf
 
Implementation of CAN on FPGA for Security Evaluation Purpose
Implementation of CAN on FPGA for Security Evaluation PurposeImplementation of CAN on FPGA for Security Evaluation Purpose
Implementation of CAN on FPGA for Security Evaluation Purpose
 
100G Networking Berlin.pdf
100G Networking Berlin.pdf100G Networking Berlin.pdf
100G Networking Berlin.pdf
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
 
Introduction to Segment Routing
Introduction to Segment RoutingIntroduction to Segment Routing
Introduction to Segment Routing
 
Mits 5G brief solution 2021
Mits 5G brief solution 2021Mits 5G brief solution 2021
Mits 5G brief solution 2021
 
MENOG-Segment Routing Introduction
MENOG-Segment Routing IntroductionMENOG-Segment Routing Introduction
MENOG-Segment Routing Introduction
 
Introducing Application Engineered Routing Powered by Segment Routing
Introducing Application Engineered Routing Powered by Segment RoutingIntroducing Application Engineered Routing Powered by Segment Routing
Introducing Application Engineered Routing Powered by Segment Routing
 
Fujitsu Iccad Presentation--Enable 100G
Fujitsu Iccad Presentation--Enable 100GFujitsu Iccad Presentation--Enable 100G
Fujitsu Iccad Presentation--Enable 100G
 
IRJET- Performance Analysis of IP Over Optical CDMA System based on RD Code
IRJET- Performance Analysis of IP Over Optical CDMA System based on RD CodeIRJET- Performance Analysis of IP Over Optical CDMA System based on RD Code
IRJET- Performance Analysis of IP Over Optical CDMA System based on RD Code
 
20190409 ip showcase-nab19_m3_l-currentstatus-st2110-over-25gbe_v100
20190409 ip showcase-nab19_m3_l-currentstatus-st2110-over-25gbe_v10020190409 ip showcase-nab19_m3_l-currentstatus-st2110-over-25gbe_v100
20190409 ip showcase-nab19_m3_l-currentstatus-st2110-over-25gbe_v100
 
05. DF - Latest Trends in Optical Data Center Interconnects
05. DF - Latest Trends in Optical Data Center Interconnects05. DF - Latest Trends in Optical Data Center Interconnects
05. DF - Latest Trends in Optical Data Center Interconnects
 
IRJET- Power Line Carrier Communication
IRJET- Power Line Carrier CommunicationIRJET- Power Line Carrier Communication
IRJET- Power Line Carrier Communication
 
Network economics of optical transport networks with sd fec technology
Network economics of optical transport networks with sd fec technologyNetwork economics of optical transport networks with sd fec technology
Network economics of optical transport networks with sd fec technology
 
Engineering The New IP Transport
Engineering The New IP TransportEngineering The New IP Transport
Engineering The New IP Transport
 
Cpqd's SDN activities in optical dwdm terabit networks
Cpqd's SDN activities in optical dwdm terabit networksCpqd's SDN activities in optical dwdm terabit networks
Cpqd's SDN activities in optical dwdm terabit networks
 

More from Deborah Porchivina

More from Deborah Porchivina (20)

"OIF Interop – the Key to Unlocking the Benefits of SDN" at OptiNet China 2017
"OIF Interop – the Key to Unlocking the Benefits of SDN" at OptiNet China 2017"OIF Interop – the Key to Unlocking the Benefits of SDN" at OptiNet China 2017
"OIF Interop – the Key to Unlocking the Benefits of SDN" at OptiNet China 2017
 
OIF SDN Transport API NFV Proof of Concept
OIF SDN Transport API NFV Proof of ConceptOIF SDN Transport API NFV Proof of Concept
OIF SDN Transport API NFV Proof of Concept
 
SDN Transport API Interoperability Demo with OIF and ONF
SDN Transport API Interoperability Demo with OIF and ONFSDN Transport API Interoperability Demo with OIF and ONF
SDN Transport API Interoperability Demo with OIF and ONF
 
ONF Transport API (TAPI) Project
ONF Transport API (TAPI) ProjectONF Transport API (TAPI) Project
ONF Transport API (TAPI) Project
 
OIF Certification: Optical Control Plane UNI
 OIF Certification: Optical Control Plane UNI OIF Certification: Optical Control Plane UNI
OIF Certification: Optical Control Plane UNI
 
OIF Interop: The Key to Unlocking the Benefits of SDN
OIF Interop: The Key to Unlocking the Benefits of SDNOIF Interop: The Key to Unlocking the Benefits of SDN
OIF Interop: The Key to Unlocking the Benefits of SDN
 
OIF Transport SDN Interop - ECOC 2016
OIF Transport SDN Interop - ECOC 2016OIF Transport SDN Interop - ECOC 2016
OIF Transport SDN Interop - ECOC 2016
 
Transport SDN & NFV - What does it mean for Optical Networking?
Transport SDN & NFV - What does it mean for Optical Networking?Transport SDN & NFV - What does it mean for Optical Networking?
Transport SDN & NFV - What does it mean for Optical Networking?
 
The Importance of Rich APIs in Transport SDN
The Importance of Rich APIs in Transport SDNThe Importance of Rich APIs in Transport SDN
The Importance of Rich APIs in Transport SDN
 
Virtual Transport Network Service SDN-Based Optical Network Virtualization
Virtual Transport Network Service SDN-Based Optical Network VirtualizationVirtual Transport Network Service SDN-Based Optical Network Virtualization
Virtual Transport Network Service SDN-Based Optical Network Virtualization
 
Signal Integrity to the forefront
Signal Integrity to the forefrontSignal Integrity to the forefront
Signal Integrity to the forefront
 
Enabling Virtual Transport Network Services
Enabling Virtual Transport Network ServicesEnabling Virtual Transport Network Services
Enabling Virtual Transport Network Services
 
Transport SDN Interoperability Program with OIF
Transport SDN Interoperability Program with OIFTransport SDN Interoperability Program with OIF
Transport SDN Interoperability Program with OIF
 
OFC2016 SDN Framework and APIs
OFC2016 SDN Framework and APIsOFC2016 SDN Framework and APIs
OFC2016 SDN Framework and APIs
 
OIF at OFC 100G Serial Links Workshop
OIF at OFC 100G Serial Links WorkshopOIF at OFC 100G Serial Links Workshop
OIF at OFC 100G Serial Links Workshop
 
Enabling Virtual Transport Network Service
Enabling Virtual Transport Network ServiceEnabling Virtual Transport Network Service
Enabling Virtual Transport Network Service
 
SDN Framework and APIs
SDN Framework and APIsSDN Framework and APIs
SDN Framework and APIs
 
2014 Global Transport SDN Demonstration
2014 Global Transport SDN Demonstration2014 Global Transport SDN Demonstration
2014 Global Transport SDN Demonstration
 
Clearing a Path to Wide-Scale Transport SDN Deployment
Clearing a Path to Wide-Scale Transport SDN DeploymentClearing a Path to Wide-Scale Transport SDN Deployment
Clearing a Path to Wide-Scale Transport SDN Deployment
 
Addressing the Interoperability Question
Addressing the Interoperability QuestionAddressing the Interoperability Question
Addressing the Interoperability Question
 

Recently uploaded

Recently uploaded (20)

Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Artificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : UncertaintyArtificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : Uncertainty
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUnderstanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
 
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
 
GenAI Risks & Security Meetup 01052024.pdf
GenAI Risks & Security Meetup 01052024.pdfGenAI Risks & Security Meetup 01052024.pdf
GenAI Risks & Security Meetup 01052024.pdf
 
Manulife - Insurer Innovation Award 2024
Manulife - Insurer Innovation Award 2024Manulife - Insurer Innovation Award 2024
Manulife - Insurer Innovation Award 2024
 
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
 
Scaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationScaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organization
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 

ENRZ Advanced Modulation for Low Latency Applications

  • 1. 11OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 ENRZ Advanced Modulation for Low Latency Applications OIF CEI-56G – Signal Integrity to the Forefront David R Stauffer Kandou Bus SA March 22, 2016
  • 2. 22OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 CEI Application Space is Evolving • The “OIF Next Generation Interconnect Framework” white paper lays out a roadmap for CEI-56G serial links. ‒ 2.5D and 3D applications are becoming increasingly relevant. ‒ Mid-plane architectures are increasingly used to limit channel loss. ‒ High function ASICs (such as switch chips) are driving requirements for higher I/O density and lower interface power. Die to Die Chip to chip over a backplane OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
  • 3. 33OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 OIF CEI-56G Projects • CEI-56G Projects are underway for five link reach applications. • Each reach optimizes the link budget with the goal of providing the lowest possible power dissipation for the application. OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 CEI-56G-LR Chip Chip Backplane or Passive Copper Cable LR: Interface for chip-to-chip over a backplane • 100 cm, 2 connectors • 35 dB loss at 14 GHz CEI-56G-MR Chip Chip Chip-to-Chip & Midplane Applications MR: Interface for chip-to-chip and midrange backplane • 50 cm, 1 connector • 15-25 dB loss at 14 GHz • 20-50 dB loss at 28 GHz CEI-56G-VSR Chip Pluggable Optics Chip to Module VSR: Chip-to-Module interfaces • 10 cm, 1 connector • 10-20 dB loss at 28 GHz CEI-56G-XSR Chip Optics Chip to Nearby Optics Engine XSR: Chip to nearby optics engine or LR driver chip • 5 cm, no connectors • 5-10 dB loss at 28 GHz CEI-56G-USR 3D Stack USR: 2.5D/3D die-to-die applications • 1 cm, no connectors, no packages 2.5D Chip-to-OE
  • 4. 44OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 Optimal Power for the Application • Power has become the key cost driver in system design. • Power requirements are driving standards to optimize link budgets for each application space. ‒ Driver amplitude ‒ Signal processing (FIR, DFE, FEC) ‒ Clocking (CDR vs. Common or Forwarded Clock) • Past practice of using one or two SerDes designs across a wide range of application spaces is no longer feasible. ‒ Number of links on switch chips may preclude using LR Serdes. ‒ Using USR/XSR interfaces to connect switch chips to off-board Optics Engines or LR Repeater Chips reduces power on the switch chip. • Kandou has presented papers on very low power die-to-die interfaces using advanced modulation: “A Pin-Efficient 20.83Gb/s/wire 0.94 pJ/bit Forwarded Clock CNRZ-5- Coded SerDes up to 12mm for MCM Packages in 28nm CMOS”, Shokrollahi, et al., ISSCC 2016 Session 10. OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 CEI-56G-USR CEI-56G-XSR CEI-56G-VSR CEI-56G-MR CEI-56G-LR << 1 pJ/bit < 1.5 pJ/bit < 2.5 pJ/bit < 5 pJ/bit (incl. FEC) < 7 pJ/bit (incl. FEC)
  • 5. 55OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 HPC and Networking Applications Diverging • CEI has been successful as the central specification for SerDes. ‒ CEI-based SerDes are available in all major FPGA and ASIC flows. ‒ Many public and proprietary CPU-CPU, CPU-I/O, and CPU-Memory interconnects are based on CEI SerDes. • These interconnects typically use small SRAM or register-based transaction buffers. ‒ Credit based flow control is used to avoid overflows. ‒ CRC error detection and retry is used to handle errors. • Credit based flow control is sensitive to latency. ‒ Typical range of the bandwidth-delay product is 20-200 bytes. ‒ Latency of Ethernet RS FECs exceed these limits and would force redesign to include larger buffers. ‒ For some protocols buffers would need to be larger than the limits supported by the protocol. • Conclusion: HPC applications are creating a demand for alternative standards that are not dependent on FEC to achieve the link budget. OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016
  • 6. 66OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 CEI-56G Electrical Modulation Variants OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 Interface Mod. Max. Data Rate IL @Nyquist Clock Arch. Elec. BER CEI-56G-XSR-PAM4 PAM-4 58.0 Gb/s 4.25 dB Fwd Clk 10-15 CEI-56G-VSR-PAM4 PAM-4 58.0 Gb/s 10 dB CDR 10-6 CEI-56G-MR-PAM4 PAM-4 58.0 Gb/s 19.67 dB CDR 10-6 CEI-56G-LR-PAM4 PAM-4 60.0 Gb/s 28.45 dB CDR 3 x 10-4 PRELIMINARY – Subject to Change Interface Mod. Max. Data Rate IL @Nyquist Clock Arch. Elec. BER CEI-56G-USR-NRZ NRZ 58.0 Gb/s 2 dB Fwd Clk 10-15 CEI-56G-XSR-NRZ NRZ 58.0 Gb/s 8 dB Fwd Clk 10-15 CEI-56G-VSR-NRZ NRZ 56.0 Gb/s 20 dB CDR 10-15 CEI-56G-MR-NRZ NRZ 56.0 Gb/s 30 dB CDR 10-15 CEI-56G-LR-ENRZ ENRZ 112.4 Gb/s (4 wires) 33.59 dB CDR 10-15 PRELIMINARY – Subject to Change • OIF is pursuing multiple modulation variants for several reach applications. • Networking applications (802.3, T11.2) include FEC. Most PAM-4 variants assume FEC is implemented and optimize power/cost based on this assumption. • Data center applications using token-based protocols cannot tolerate latency associated with FEC. NRZ variants support reasonable BER without utilizing FEC. • ENRZ provides a “no FEC” option for higher loss applications where NRZ does not work.
  • 7. 77OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 ENRZ Multiwire Code Encoder Codes 3 bits as permutations of ±(+1,-1/3,-1/3,-1/3) Encoding results in Quaternary values on wires Balanced driver current reduces SSO and limits generated EMI Linear combination stage averages signals prior to comparator and sampler. Binary NRZ values at slicers do not have ISI issues inherent in PAM. ENRZ is a 3-bit over 4-wire ChordTM signaling code that fills the space between single- ended and differential signaling • Bandwidth per wire is higher than differential NRZ at similar baud rate. • Inter-symbol interference is lower than PAM-4/8 interfaces • Noise rejection characteristics are similar to differential signals Because of signal integrity advantages, ENRZ does not require a FEC as is required for other LR variants.
  • 8. 88OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 SC #3 LR Channel Simulation Using ENRZ without FEC • Simulation conditions: ‒ ENRZ @37.5 GBd ‒ Tx Launch: 1000 mVppd ‒ FFE (3-tap), VGA (10 dB), CTLE (4 dB), DFE (20-tap) ‒ BER = 1E-15 (no FEC) • Results: ‒ EH: 29.5 mV (SC#2) ‒ EW: 0.375 UI (SC#2) • Conclusion: ‒ SC#2 has sufficient eye opening. ‒ No FEC is required. SC #1 SC #2
  • 9. 99OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 LR Channel Simulation Using PAM4 with FEC Diff. Pair #1 Diff. Pair #2 • Simulation conditions: ‒ PAM-4 @30 GBd ‒ Tx Launch: 1000 mVppd ‒ FFE (3-tap), VGA (10 dB), CTLE (12 dB), DFE (20-tap) ‒ BER = 1E-6 (assumes FEC) • Results: ‒ EH: 49.0 mV (pair #2) ‒ EW: 0.255 UI (pair #1) • Conclusion: ‒ PAM-4 is a viable option, but requires FEC.
  • 10. 1010OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 Summary and Conclusions • Power requirements are driving standards to optimize link budgets for each application space. • The selection of PAM-4 modulation (which is dependent on FEC) by networking applications has forced a divergence between interface standards for networking and HPC interface applications. • NRZ modulation can handle interface reaches up to MR without requiring FEC. • ENRZ provides a “No FEC” solution for LR interfaces. • OIF 100G Serial and Beyond Workshop on March 24th will explore next generation CEI-112G interfaces. ‒ Kandou Bus will be presenting ChordTM signaling architectures for 112G and 224G in this workshop.
  • 11. 1111OIF CEI-56G – Signal Integrity to the Forefront – March 22, 2016 KANDOU reinventing the BUS