SlideShare une entreprise Scribd logo
1  sur  29
[object Object],[object Object],[object Object]
Central Processing Unit Introduction ,[object Object],[object Object],[object Object],[object Object],Control Register set ALU
  CPU Organization   Accumulator based CPU  (Govind Rajlu 3.3.1) C haracteristics : Initially, computers had accumulator based CPUs. It is a simple CPU in which the accumulator contains an operand for the Instruction. The instruction leaves the result in the accumulator. These CPUs have zero address & single address instruction. The Advantages : Short Instruction & less memory space. Instruction cycle takes less time because it saves time in Instruction fetching due to the absence of operand fetch.   The Disadvantages :   Program Size increases, memory size increases. Program execution time increases due to increase in program size.
CPU Organization   Register based CPU (Govind Rajlu 3.3.2)  Characteristics: Multiple registers are used. The use of registers result in short programs with limited instructions. The Advantages : Shorter Program size Increase in the number of registers, increases CPU efficiency. The Disadvantages : Additional memory accesses are needed.  Compilers need to be more efficient in this aspect
Central Processing Unit General Register Organization (Morris Mano Ch 8) ,[object Object],[object Object]
Central Processing Unit Detailed data path of a register based CPU R2 R4 Clock 3X8 decoder MUX MUX Arithmetic logic unit ALU Load (7 lines) SELA B bus Output SELD OPR SELB A bus Input SELA  SELB  SELD  OPR Control word 3  3  3  5 R1 R3 R5 R6 R7
Example of Microoperations :  R1  ← R2+R3 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit General Register Organization ,[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Stack Organization ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Stack Organization DR SP FULL EMPTY Address 0 1 2 3 4 63 Block diagram of  a 64 word-register stack 6 bit SP Data (operands) Stack DR Computer memory with  program, data & stack segments Program (instructions) Mem. Unit Address SP PC AR 4001 4000 3999 3998 3997 3000 2000 1000 Hold data to be w/R i/o  of stack B A C
Central Processing Unit Stack Organization   In register stack ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Stack Organization   In register stack ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Stack Organization   In Memory stack ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Stack Organization   In Memory stack ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Stack Organization   Reverse Polish Notation ,[object Object],[object Object],[object Object],[object Object],[object Object],3 3 3 4 4 12 * 12 5 5 12 6 5 6 12 30 * 42 +
The advantages of stack based CPU: Easy Programming /high compiler Efficiency.  Instructions don’t have address field, short instructions. The disadvantages : Additional hardware circuitry needed for stack implementation. Increased program size.
Central Processing Unit Instruction Formats ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Instruction Formats ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Instruction Formats ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Addressing modes ,[object Object],[object Object],[object Object],[object Object],[object Object],Instruction format with mode field Address Mode Opcode
Central Processing Unit Addressing modes ,[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Addressing modes ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Addressing modes Numerical Example  Address=500 Next Instruction 450 700 800 900 325 300 Load to AC  Mode Memory 500 Address 201 202 399 400 702 600 200 800 PC=200 R1=400 XR=100 AC Addressing mode  eff. Add  Content of AC ----------------------------------------------------------- Direct Address  500  800 Immediate operand  201  500 Indirect Address  800  300 Relative Address  702  (PC=PC+2)  325 Indexes Address  600  (XR+500)   900 Register  ---  400 Register Indirect  400  700 Auto-increment  400  700 Auto-decrement  399  450 Tabular list
Central Processing Unit Addressing modes ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Addressing modes   Immediate mode ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Addressing modes   Indirect Mode Effective Address of the operand is the contents of a register or  a memory location whose address appears in the instruction. R1 Add  (R1),R0 Add  (A),R0 Register B B Operand memory Main A B Operand B ,[object Object],[object Object],[object Object],[object Object],R1 and A are called “pointers”
Central Processing Unit Addressing modes   Indexing Mode Effective Address of the operand is generated by adding a constant value to the contents of the register R1 Add  20(R1),R0 1000 1020 offset = 20 1000 Operand ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],What address would be generated by Add 1000(R1), R0 if R1 had 20?
Central Processing Unit Addressing modes   Relative mode ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Central Processing Unit Addressing modes ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Contenu connexe

Tendances

Register transfer language
Register transfer languageRegister transfer language
Register transfer languageSanjeev Patel
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)rishi ram khanal
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formatsMazin Alwaaly
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set ArchitectureDilum Bandara
 
Processor organization & register organization
Processor organization & register organizationProcessor organization & register organization
Processor organization & register organizationGhanshyam Patel
 
Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Gaditek
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formatsMazin Alwaaly
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processingKamal Acharya
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COARuchi Maurya
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organizationMazin Alwaaly
 
Os Swapping, Paging, Segmentation and Virtual Memory
Os Swapping, Paging, Segmentation and Virtual MemoryOs Swapping, Paging, Segmentation and Virtual Memory
Os Swapping, Paging, Segmentation and Virtual Memorysgpraju
 
Types of instructions
Types of instructionsTypes of instructions
Types of instructionsihsanjamil
 
CS4109 Computer System Architecture
CS4109 Computer System ArchitectureCS4109 Computer System Architecture
CS4109 Computer System Architecturektosri
 

Tendances (20)

Multiprocessor system
Multiprocessor system Multiprocessor system
Multiprocessor system
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formats
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
Processor organization & register organization
Processor organization & register organizationProcessor organization & register organization
Processor organization & register organization
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formats
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
 
Cache memory
Cache memoryCache memory
Cache memory
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processing
 
Interrupt
InterruptInterrupt
Interrupt
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COA
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
Os Swapping, Paging, Segmentation and Virtual Memory
Os Swapping, Paging, Segmentation and Virtual MemoryOs Swapping, Paging, Segmentation and Virtual Memory
Os Swapping, Paging, Segmentation and Virtual Memory
 
Types of instructions
Types of instructionsTypes of instructions
Types of instructions
 
CS4109 Computer System Architecture
CS4109 Computer System ArchitectureCS4109 Computer System Architecture
CS4109 Computer System Architecture
 

En vedette

En vedette (20)

11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
2.computer org.
2.computer org.2.computer org.
2.computer org.
 
Ch8 (1) morris mano
Ch8 (1) morris manoCh8 (1) morris mano
Ch8 (1) morris mano
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
 
ADDRESSING MODE
ADDRESSING MODEADDRESSING MODE
ADDRESSING MODE
 
Pin 8085
Pin 8085Pin 8085
Pin 8085
 
EDF2014: Kush Wadhwa, Senior Partner, Trilateral Research & Consulting: Addre...
EDF2014: Kush Wadhwa, Senior Partner, Trilateral Research & Consulting: Addre...EDF2014: Kush Wadhwa, Senior Partner, Trilateral Research & Consulting: Addre...
EDF2014: Kush Wadhwa, Senior Partner, Trilateral Research & Consulting: Addre...
 
Rahman
RahmanRahman
Rahman
 
CO by Rakesh Roshan
CO by Rakesh RoshanCO by Rakesh Roshan
CO by Rakesh Roshan
 
Central Processing Unit User View
Central Processing Unit User ViewCentral Processing Unit User View
Central Processing Unit User View
 
Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)
 
5) multimedia notes
5) multimedia notes5) multimedia notes
5) multimedia notes
 
Addressability
AddressabilityAddressability
Addressability
 
Addressing mode
Addressing modeAddressing mode
Addressing mode
 
AI- memory organisation systems
AI-  memory organisation systemsAI-  memory organisation systems
AI- memory organisation systems
 
Csa stack
Csa stackCsa stack
Csa stack
 
Real time-embedded-system-lec-03
Real time-embedded-system-lec-03Real time-embedded-system-lec-03
Real time-embedded-system-lec-03
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
 
Intro to cao &store program
Intro to cao &store programIntro to cao &store program
Intro to cao &store program
 

Similaire à Addressing modes (detailed data path)

pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptSaurabhPorwal14
 
the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1Basel Mansour
 
Computer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notesComputer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notesLakshmi Sarvani Videla
 
Central processing unit
Central processing unitCentral processing unit
Central processing unitjyoti_lakhani
 
4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]shibbirtanvin
 
4bit PC report
4bit PC report4bit PC report
4bit PC reporttanvin
 
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdfPlease send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdfebrahimbadushata00
 
Chapter 4 the processor
Chapter 4 the processorChapter 4 the processor
Chapter 4 the processors9007912
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csaAnjaan Gajendra
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessorankitnav1
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessorankitnav1
 
Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013harshalata
 
Data Manipulation
Data ManipulationData Manipulation
Data ManipulationAsfi Bhai
 
Mpmc unit 1 notes
Mpmc unit 1 notesMpmc unit 1 notes
Mpmc unit 1 notespavihari
 

Similaire à Addressing modes (detailed data path) (20)

pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.ppt
 
the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1
 
Computer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notesComputer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notes
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
 
4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]
 
4bit PC report
4bit PC report4bit PC report
4bit PC report
 
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdfPlease send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
 
COA.pptx
COA.pptxCOA.pptx
COA.pptx
 
Chapter 4 the processor
Chapter 4 the processorChapter 4 the processor
Chapter 4 the processor
 
Bc0040
Bc0040Bc0040
Bc0040
 
CSA PPT UNIT 1.pptx
CSA PPT UNIT 1.pptxCSA PPT UNIT 1.pptx
CSA PPT UNIT 1.pptx
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
Register & Memory
Register & MemoryRegister & Memory
Register & Memory
 
Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013Microprocessor 8085 architecture ppt. april 2013
Microprocessor 8085 architecture ppt. april 2013
 
Computer.pptx
Computer.pptxComputer.pptx
Computer.pptx
 
Data Manipulation
Data ManipulationData Manipulation
Data Manipulation
 
microprocessor
 microprocessor microprocessor
microprocessor
 
Mpmc unit 1 notes
Mpmc unit 1 notesMpmc unit 1 notes
Mpmc unit 1 notes
 

Plus de Mahesh Kumar Attri (20)

Mac
MacMac
Mac
 
Web technologies
Web technologiesWeb technologies
Web technologies
 
Plant layout
Plant layoutPlant layout
Plant layout
 
application layers
application layersapplication layers
application layers
 
Multiplexing
MultiplexingMultiplexing
Multiplexing
 
Ch08 1
Ch08 1Ch08 1
Ch08 1
 
Lect21 09-11
Lect21 09-11Lect21 09-11
Lect21 09-11
 
work measurement
work measurementwork measurement
work measurement
 
production management
production managementproduction management
production management
 
Fom (pm)
Fom (pm)Fom (pm)
Fom (pm)
 
Errror Detection and Correction
Errror Detection and CorrectionErrror Detection and Correction
Errror Detection and Correction
 
Data Communication
Data CommunicationData Communication
Data Communication
 
Lecture 5
Lecture 5Lecture 5
Lecture 5
 
International marketing
International marketingInternational marketing
International marketing
 
Ch01
Ch01Ch01
Ch01
 
OSI models
OSI modelsOSI models
OSI models
 
1.prallelism
1.prallelism1.prallelism
1.prallelism
 
As department
As departmentAs department
As department
 
1.prallelism
1.prallelism1.prallelism
1.prallelism
 
Staffing & manpower planning(9)
Staffing & manpower planning(9)Staffing & manpower planning(9)
Staffing & manpower planning(9)
 

Addressing modes (detailed data path)

  • 1.
  • 2.
  • 3. CPU Organization Accumulator based CPU (Govind Rajlu 3.3.1) C haracteristics : Initially, computers had accumulator based CPUs. It is a simple CPU in which the accumulator contains an operand for the Instruction. The instruction leaves the result in the accumulator. These CPUs have zero address & single address instruction. The Advantages : Short Instruction & less memory space. Instruction cycle takes less time because it saves time in Instruction fetching due to the absence of operand fetch. The Disadvantages : Program Size increases, memory size increases. Program execution time increases due to increase in program size.
  • 4. CPU Organization Register based CPU (Govind Rajlu 3.3.2) Characteristics: Multiple registers are used. The use of registers result in short programs with limited instructions. The Advantages : Shorter Program size Increase in the number of registers, increases CPU efficiency. The Disadvantages : Additional memory accesses are needed. Compilers need to be more efficient in this aspect
  • 5.
  • 6. Central Processing Unit Detailed data path of a register based CPU R2 R4 Clock 3X8 decoder MUX MUX Arithmetic logic unit ALU Load (7 lines) SELA B bus Output SELD OPR SELB A bus Input SELA SELB SELD OPR Control word 3 3 3 5 R1 R3 R5 R6 R7
  • 7.
  • 8.
  • 9.
  • 10. Central Processing Unit Stack Organization DR SP FULL EMPTY Address 0 1 2 3 4 63 Block diagram of a 64 word-register stack 6 bit SP Data (operands) Stack DR Computer memory with program, data & stack segments Program (instructions) Mem. Unit Address SP PC AR 4001 4000 3999 3998 3997 3000 2000 1000 Hold data to be w/R i/o of stack B A C
  • 11.
  • 12.
  • 13.
  • 14.
  • 15.
  • 16. The advantages of stack based CPU: Easy Programming /high compiler Efficiency. Instructions don’t have address field, short instructions. The disadvantages : Additional hardware circuitry needed for stack implementation. Increased program size.
  • 17.
  • 18.
  • 19.
  • 20.
  • 21.
  • 22.
  • 23. Central Processing Unit Addressing modes Numerical Example Address=500 Next Instruction 450 700 800 900 325 300 Load to AC Mode Memory 500 Address 201 202 399 400 702 600 200 800 PC=200 R1=400 XR=100 AC Addressing mode eff. Add Content of AC ----------------------------------------------------------- Direct Address 500 800 Immediate operand 201 500 Indirect Address 800 300 Relative Address 702 (PC=PC+2) 325 Indexes Address 600 (XR+500) 900 Register --- 400 Register Indirect 400 700 Auto-increment 400 700 Auto-decrement 399 450 Tabular list
  • 24.
  • 25.
  • 26.
  • 27.
  • 28.
  • 29.