SlideShare une entreprise Scribd logo
1  sur  11
Télécharger pour lire hors ligne
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
10.5121/vlsic.2010.1201 1
DESIGN OF LOW POWER PHASE LOCKED LOOP
(PLL) USING 45NM VLSI TECHNOLOGY
Ms. Ujwala A. Belorkar 1
and Dr. S.A.Ladhake2
1
Department of electronics & telecommunication ,Hanuman Vyayam Prasarak Mandal’s
College of Engineering & Technology, Amravati. Maharashtra.
ujwalabelorkar@rediffmail.com
2
Sipana’s College of Engineering & Technology, Amravati, Maharashtra.
sladhake@yahoo.co.in
ABSTRACT
Power has become one of the most important paradigms of design convergence for multi
gigahertz communication systems such as optical data links, wireless products, microprocessor &
ASIC/SOC designs. POWER consumption has become a bottleneck in microprocessor design. The core
of a microprocessor, which includes the largest power density on the microprocessor. In an effort to
reduce the power consumption of the circuit, the supply voltage can be reduced leading to reduction of
dynamic and static power consumption. Lowering the supply voltage, however, also reduces the
performance of the circuit, which is usually unacceptable. One way to overcome this limitation, available
in some application domains, is to replicate the circuit block whose supply voltage is being reduced in
order to maintain the same throughput .This paper introduces a design aspects for low power phase
locked loop using VLSI technology. This phase locked loop is designed using latest 45nm process
technology parameters, which in turn offers high speed performance at low power. The main novelty
related to the 45nm technology such as the high-k gate oxide ,metal-gate and very low-k interconnect
dielectric described. VLSI Technology includes process design, trends, chip fabrication, real circuit
parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry,
translation onto silicon, CAD, practical experience in layout design
KEYWORDS
Phase locked loop (PLL), voltage-controlled oscillator (VCO), 45nm technology, VLSI technology, low
power.
1. INTRODUCTION
The electronics industry has achieved a phenomenal growth over the last two
decades, mainly due to the rapid advances in integration technologies, large-scale
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
2
systems design - in short, due to the advent of VLSI [1]. The number of applications of
integrated circuits in high-performance computing, telecommunications, and consumer
electronics has been rising steadily, and at a very fast pace. Typically, the required
computational power (or, in other words, the intelligence) of these applications is the
driving force for the fast development of this field.
A new MOS model, called BSIM4, has been introduced in 2000 [2]. A
simplified version of this model is supported by Microwind 3.1, and recommended for
ultra-deep submicron technology simulation. The role of oscillators is to create a
periodic logic or analog signal with a stable and predictable frequency. Oscillators are
required to generate the carrying signals for radio frequency transmission, but also for
the main clocks of processors. The output is equal to the input, and the phase difference
is equal to one fourth of the period (π/2) according to the phase Detector principles.
The phase-lock-loop (PLL) is commonly used in microprocessors to generate a
clock at high frequency ( Fout = 2GHz for example) from an external clock at low
frequency ( Fref = 100MHz for example) [3]. The PLL is also used as a clock recovery
circuit to generate a clock signal from a series of bit transmitted in serial without
synchronization clock.
The PLL uses a high frequency oscillator with varying speed, a counter, a phase
detector and a filter. The PLL includes a feedback loop which lines up the output clock
ClkOut with the input clock ClkIn through a phase locking stabilization process. When
locked, the high input frequency fout is exactly N* fin as shown in figure.1. A variation
of the input frequency fin is transformed by the phase detector into a pulse signal which
is converted in turn into variation of the analog signal Vc [3].This signal changes the
VCO frequency which is divided by the counter and changes clkDiv according to fin.
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
3
Figure 1. A PLL used for frequency demodulation.
A basic PLL is a feedback system composed of three elements: a phase detector,
a loop filter and a voltage controlled oscillator (VCO). The VCO is the most important
functional unit in the PLL. Its output frequency determine the effectiveness of PLL. In
addition to operating at highest frequency, this unit consumes the most of the power in
the system [4].
Obviously, this unit is of particular focus to reduce power consumption. PLL
with multiple outputs means to VCO with multiple output. This paper particularly focus
on study and design of phase-locked loop with low power consumption using VLSI
technology.
The voltage controlled oscillator (VCO) generates a clock with a
controllable frequency [4] . The VCO is commonly used for clock generation in
phase lock loop circuits . The clock may vary typically by +/-50% of its central
frequency. The current-starved inverter chain uses a voltage control Vcontrol to
modify the current that flows in the N1, P1 branch as shown in figure.2. The
current through N1 is mirrored by N2, N3 and N4. The same current flows in P1. The
current through P1 is mirrored by P2, P2, and P4. Consequently, the change in
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
4
Vcontrol induces a global change in the inverter currents, and acts directly, the
delay.
The Software microwind 3.1used in paper allows us to design and simulate an
integrated circuit at physical description level [5]. The package contains a library of
common logic and analog ICs to view and simulate. It also includes all the commands
for a mask editor as well as original tools never gathered before in a single module such
as 2D and 3D process view, Verilog compiler, tutorial on MOS devices. We can gain or
access to Circuit Simulation by pressing one single key. The electric extraction of the
circuit is automatically performed and the analog simulator produces voltage and
current curves immediately.
2. TECHNOLOGY OVERVIEW & DESIGN ISSUES
Figure.2 Basic Phase locked loop
Analog PLLs are generally built of a phase detector, low pass filter and voltage-
controlled oscillator (VCO) placed in a negative feedback configuration as shown in
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
5
fig.2 . There may be a frequency divider in the feedback path or in the reference path, or
both, in order to make the PLL's output clock an integer multiple of the reference [6]. A
non integer multiple of the reference frequency can be created by replacing the simple
divide-by-N counter in the feedback path with a programmable pulse swallowing
counter. This technique is usually referred to as a fractional-N synthesizer or fractional-
N PLL.
The oscillator generates a periodic output signal. Assume that initially the
oscillator is at nearly the same frequency as the reference signal. Then, if the phase from
the oscillator falls behind that of the reference, the phase detector causes the charge
pump to change the control voltage, so that the oscillator speeds up. Likewise, if the
phase creeps ahead of the reference, the phase detector causes the charge pump to
change the control voltage to slow down the oscillator. The low-pass filter smooth out
the abrupt control inputs from the charge pump. Since initially the oscillator may be far
from the reference frequency, practical phase detectors may also respond to frequency
differences, so as to increase the lock-in range of allowable inputs.
Depending on the application, either the output of the controlled oscillator, or
the control signal to the oscillator, provides the useful output of the PLL system.
A phase locked loop (PLL) with a single voltage controlled oscillator (VCO) is
generally configured to lock multiple internal clocks to multiple incoming data signals
of different frequencies. Because of low power scalability with lambda based rules, very
high levels of integration and high performance, PLL with low power output is to be
implement using 45nm deep submicron technology of VLSI [7].
Following are the main objective.
2.1 Low Power
For low power, low leakage transistors will be used and a little variation in
frequency will be compromise on [8]. For low power, low leakage transistors is used
and compromised on little frequency. Also there will be a shutdown input in proposed
circuit which will being the PLL to hold or there can be a pin, which if enabled then will
make the PLL frequency to half [9].
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
6
2.2 Advanced VCO
The VCO is the most important functional unit in the PLL Its output frequency
determines the effectiveness of PLL. In addition to operating at highest frequency this
unit consumes the most of the power in the system. Obviously this unit is a particular
focus to reduce power consumption.It is objective of this work to demonstrate that
gigahertz frequency range and milliwatt power consumption of a monolithic CMOS
VCO with good phase noise performance can be achieved.
The phase detector of the PLL is the XOR gate. The XOR gate output produces
a regular square oscillation VPD when the clock input circuit and signal input div1n have
one quarter of period shift (or 900
or /2)π /2 ) For other angles, the output is no more
regular. At initialization, the average value of XOR output VPD is close to 0. When the
phase between clkDiv and ClkIn is around)π /2, PD
V is VDD/2 . Then it is increases up
to VDD. The gain of the phase detector is the ratio between PD
V and φ
∆ . When the
phase difference is larger than π , the slope sign is negative until 2π . When locked, the
phase difference should be close to π /2 [9].
Average value
Of VPD
(c) π
π =
∆
VDD (b) Ideal position
VDD/2 Phase difference φ
∆
(a) π
φ =
∆ clkIn-ClkDiv
0
0 π /2 π 3π /2 2π Phase difference φ
∆
Figure3.The XOR Phase detector
This is shown in figure 3. Obsequently, PD
V and the phase difference are
linked by expression
π
φ
∆
=
.
DD
PD
V
V
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
7
The filter of PLL is used to transform the instantaneous phase difference PD
V
into an analog voltage VC which is equivalent to the average voltage PD
V . The rapid
variations of the phase detector output are converted into a slow varying signal VC by
filter, which will later control the voltage controlled oscillator.
The current mirror is one of the most useful basic block inn analog design. It is
primarily used to copy currents. The VCO is commonly used for clock generation in
phase lock loop circuits. The clock may vary typically by +/- 50percent of its central
frequency for which current mirror/current started circuits will be used. Besides this
charge pump circuits will also be used to convert digital error pulse to analog error
current.
3. SIMULATION SETUP
This paper describes the improvement related to the CMOS 45nm technology
and the implementation of this technology in Microwind 3.1. For technology mode
45nm[4], effective gate length is 25nm with metal gate and SiON gate dielectric. There
may exist several variants of the 45-nm process technology. One corresponds to the
highest possible speed, at the price of a very high leakage current. This technology is
called “High speed” as it is dedicated to applications for which the highest speed is the
primary objective: fast microprocessors, fast DSP, etc.
The Software Microwind 3.1 used in paper allows us to design and simulate an
integrated circuit at physical description level. The package contains a library of
common logic and analog ICs to view and simulate. It also includes all the commands
for a mask editor as well as original tools never gathered before in a single module such
as 2D and 3D process view, Verilog compiler, tutorial on MOS devices. You can gain
access to Circuit Simulation by pressing one single key. The electric extraction of your
circuit is automatically performed and the analog simulator produces voltage and
current curves immediately.
4. EXPERIMENTAL RESULTS
Figure 4. Shows the phase locked loop using 45nm technology. This PLL is
designed with microwind 3.1 software using 45 nm design rule. The threshold voltage
used is Vhigh equal to 1.00v. This PLL is designed for 7GHz frequency. For low power
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
8
low leakage BSIM4 Transistors are used. This PLL includes current mirror, precharge
and charge pump circuits with filter, phase detector and VCO.
Figure 4. Low power phase locked loop (PLL) using 45nm technology.
The simulation of a low power PLL is shown fallowing figure 5 .This shows the
simulation of a high performance PLL circuit ,frequency verses time .The frequency is 7GHz.
for which power consumed is 57.231 microwatt.
The main drawback of this type of PLL is the great influence of temperature and
VDD supply on the stability of the oscillation. If we change the temperature, the device current
changes, and consequently the oscillation frequency are modified. Such oscillators are rarely
used for high stability frequency generators.
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
9
Figure 5. Simulation of low power pll of figure 4.(Frequency versus time).
5. CONCLUSION
The fundamental difficulty of PLL design using deep submicron technology is to
achieve low power consumption which may due to uncertainty in the value of threshold
or supply voltage.[4].
Since PLLs are widely used in communication application such as frequency
synthesis for missile tracking, noise stability is an important factor which can be
analyzed with the components of filter.
The Software used in paper allows us to design and simulate an integrated circuit at
physical description level. The package contains a library of common logic and analog ICs to
view and simulate. It also includes all the commands for a mask editor as well as original tools
never gathered before in a single module such as 2D and 3D process view, Verilog compiler,
tutorial on MOS devices. You can gain access to Circuit Simulation by pressing one single key.
The electric extraction of your circuit is automatically performed and the analog simulator
produces voltage and current curves immediately.
The layout of PLL which is developed by us is a modified design of low power
high performance VCO. This is a optimum design for use in industries at 45
nanotechnology. In the estimated design, more emphases is given on power
consumption, layout design and many more. This report is a brief study of high
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
10
performance PLL on 45 nanometer VLSI technology to achieve some objectives as
mention above.
ACKNOWLEDGEMENT
The authors wish to thank Vinay Sharma, Technical Director, Ni2 logic designs Pvt.
Ltd. Pune , for simulating discussions.
REFERENCES
[1] Wiki pedia, “Phase-locked loop” Free Encyclopedia.
[2] E. Sicard, Syed Mahfuzul Aziz , “Introducing 45 nm technology in Microwind3,” Microwind
application note.
[3] E. Sicard, S. Delman- Bendhia, “Deep submicron CMOS Design”.
[4] Fernando Rangel De Sousa, “A reconfigurable high frequency phase-locked loop” IEEE trans
actions on instrumentation & measurement Vol. 53 No. 4 Aug. 2004.
[5] www.microwind .com.
[6] E. Sicard, S. Delman- Bendhia, “Advanced CMOS Cell Design”, Tata McGraw Hill .
[7] Gorth Nash, “Phase locked loop design fundamentals”, AN535 application note.
[8] Recardo Gonzalex, “Supply and threshold voltage scaling for low power CMOS” IEEE journal
Of solid state circuits Vol. 32 No. 8 April 1997.
[9] R. E. Best, “Phase locked loops design, simulation and application”, Mc Graw Hill 2003,
ISBMO-07-14/20/8.
[10] R. Rogenmoser et al., “1.16 GHz dual-modulus 1.2 _m CMOS prescaler,” in IEEE Custom IC’s
Conf., 1993.
[11] N. Foroudi, “CMOS high-speed dual-modulus frequency divider for RF frequency synthesizers,”
M. Eng. thesis, Carleton University, Ottawa, Canada, 199.1
[12] M. Banu, “MOS oscillators with multi-decade tuning range and gigahertz maximum speed,” IEEE
J. Solid-State Circuits,vol. 23.
[13] Chih-Ming Hung and Kenneth K. O, “A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked
Loop,” IEEE J. Solid-State Circuits Vol. 37 No. 4 April 2002.
[14] Navid Azizi, Student Member, IEEE, Muhammad M. Khellah, Member, IEEE, Vivek K. De,
Senior Member, IEEE,and Farid N. Najm, Fellow, IEEE, “Variations-Aware Low-Power Design
And BlockClustering With Voltage Scaling,” IEEE TRANSACTIONS ON VERY LARGE SCALE
INTEGRATION (VLSI) SYSTEMS Vol. 15 No.7, July 2007 .
International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010
11
Authors
Short Biography
Ms. Ujwala A. Belorkar was born in Amravati Maharashtra in 1970. She received the
M.E. Degree in Digital Electronics from S.G.B. Amravati University, Amravati in
2004 & pursuing Ph.D. Degree in Electronics Engineering with specialization in VLSI
technology. Currently she is working as a Assistant Professor & Head in Electronics &
Telecommunication Department at H.V.P.M’s College of Engineering & Technology,
Amravati. Also she is working as a visiting faculty for M.Tech. in Advanced Electronics at Govt. College
of Engineering Amravati. Her interests are in Micro Electronic System Design using VLSI /CMOS
Technology.
Dr. S. A. Ladhake was born in Amravati Maharashtra in 1958. He was worked as
Assistant Professor from 1991 to 1998 and Professor from 1998 to 2004 at Professor
Ram Meghe Institute of Technology and research Badnera. Now he is working as
Principal at Sipna’s College of Engineering & Technology Amravati from 2005. He is
research guide for Ph.D. at S.G.B. Amravati University, Amravati. His interests of research are in Micro
Electronic System Design using VLSI technology & VHDL coding .

Contenu connexe

Tendances

Data Transmission Through Inductive Coupled System
Data Transmission Through Inductive Coupled SystemData Transmission Through Inductive Coupled System
Data Transmission Through Inductive Coupled SystemIRJET Journal
 
Research Report-Kaidi Du-EECE4993
Research Report-Kaidi Du-EECE4993Research Report-Kaidi Du-EECE4993
Research Report-Kaidi Du-EECE4993Kaidi Du
 
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...elelijjournal
 
Low power electronic design
Low power electronic designLow power electronic design
Low power electronic designMahesh Dananjaya
 
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...ijsrd.com
 
IRJET- Design of Voltage Controlled Oscillator in 180 nm CMOS Technology
IRJET- Design of  Voltage Controlled Oscillator in 180 nm CMOS TechnologyIRJET- Design of  Voltage Controlled Oscillator in 180 nm CMOS Technology
IRJET- Design of Voltage Controlled Oscillator in 180 nm CMOS TechnologyIRJET Journal
 
Designing phase frequency detector using different design technologies
Designing phase frequency detector using different design technologiesDesigning phase frequency detector using different design technologies
Designing phase frequency detector using different design technologiesIAEME Publication
 
Remote control of electrical equipment(eee499.blogspot.com)
Remote control of electrical equipment(eee499.blogspot.com)Remote control of electrical equipment(eee499.blogspot.com)
Remote control of electrical equipment(eee499.blogspot.com)slmnsvn
 
synathesized function generator
synathesized function generatorsynathesized function generator
synathesized function generatorJay Patel
 
Embedded Systems Power Management
Embedded Systems Power ManagementEmbedded Systems Power Management
Embedded Systems Power ManagementPatrick Bellasi
 
Frequency synthesizer
Frequency synthesizerFrequency synthesizer
Frequency synthesizerSagarKumar153
 
Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...
Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...
Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...IOSRJVSP
 
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...IRJET Journal
 
An Efficient Execution of Clock Gating Technique for Logic Circuits
An Efficient Execution of Clock Gating Technique for Logic CircuitsAn Efficient Execution of Clock Gating Technique for Logic Circuits
An Efficient Execution of Clock Gating Technique for Logic CircuitsIJTET Journal
 
Secured wireless power
Secured wireless powerSecured wireless power
Secured wireless powerijistjournal
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignRajesh_navandar
 

Tendances (18)

SoC Power Reduction
SoC Power ReductionSoC Power Reduction
SoC Power Reduction
 
Data Transmission Through Inductive Coupled System
Data Transmission Through Inductive Coupled SystemData Transmission Through Inductive Coupled System
Data Transmission Through Inductive Coupled System
 
Research Report-Kaidi Du-EECE4993
Research Report-Kaidi Du-EECE4993Research Report-Kaidi Du-EECE4993
Research Report-Kaidi Du-EECE4993
 
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
 
Low power electronic design
Low power electronic designLow power electronic design
Low power electronic design
 
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
 
IRJET- Design of Voltage Controlled Oscillator in 180 nm CMOS Technology
IRJET- Design of  Voltage Controlled Oscillator in 180 nm CMOS TechnologyIRJET- Design of  Voltage Controlled Oscillator in 180 nm CMOS Technology
IRJET- Design of Voltage Controlled Oscillator in 180 nm CMOS Technology
 
Designing phase frequency detector using different design technologies
Designing phase frequency detector using different design technologiesDesigning phase frequency detector using different design technologies
Designing phase frequency detector using different design technologies
 
Remote control of electrical equipment(eee499.blogspot.com)
Remote control of electrical equipment(eee499.blogspot.com)Remote control of electrical equipment(eee499.blogspot.com)
Remote control of electrical equipment(eee499.blogspot.com)
 
synathesized function generator
synathesized function generatorsynathesized function generator
synathesized function generator
 
Embedded Systems Power Management
Embedded Systems Power ManagementEmbedded Systems Power Management
Embedded Systems Power Management
 
Frequency synthesizer
Frequency synthesizerFrequency synthesizer
Frequency synthesizer
 
Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...
Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...
Design of 64 bit SRAM using Lector Technique for Low Leakage Power with Read ...
 
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
 
An Efficient Execution of Clock Gating Technique for Logic Circuits
An Efficient Execution of Clock Gating Technique for Logic CircuitsAn Efficient Execution of Clock Gating Technique for Logic Circuits
An Efficient Execution of Clock Gating Technique for Logic Circuits
 
Design of Loop Filter Using CMOS
Design of Loop Filter Using CMOSDesign of Loop Filter Using CMOS
Design of Loop Filter Using CMOS
 
Secured wireless power
Secured wireless powerSecured wireless power
Secured wireless power
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC Design
 

Similaire à Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology

AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...VLSICS Design
 
Design of ring vco using nine stages of differential amplifier
Design of ring vco using nine stages of differential amplifierDesign of ring vco using nine stages of differential amplifier
Design of ring vco using nine stages of differential amplifiereSAT Publishing House
 
DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCO
DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCODESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCO
DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCOVLSICS Design
 
LIC UNIT III.pptx
LIC UNIT III.pptxLIC UNIT III.pptx
LIC UNIT III.pptxArunS118525
 
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...IRJET Journal
 
CMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative studyCMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative studyIJECEIAES
 
A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...
A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...
A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...VLSICS Design
 
A novel low power high dynamic threshold swing limited repeater insertion for...
A novel low power high dynamic threshold swing limited repeater insertion for...A novel low power high dynamic threshold swing limited repeater insertion for...
A novel low power high dynamic threshold swing limited repeater insertion for...VLSICS Design
 
Design and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO SystemDesign and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO SystemIJERA Editor
 
20689-39031-2-PB.pdf
20689-39031-2-PB.pdf20689-39031-2-PB.pdf
20689-39031-2-PB.pdfIjictTeam
 
DESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIES
DESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIESDESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIES
DESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIESIAEME Publication
 
speed control of three phase induction motor using IOT
speed control of three phase induction motor using IOTspeed control of three phase induction motor using IOT
speed control of three phase induction motor using IOTswaroop009
 
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorA High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorVLSICS Design
 
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorA High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorVLSICS Design
 
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSDESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSIJMEJournal1
 
Dynamic Power Reduction of Digital Circuits by ClockGating
Dynamic Power Reduction of Digital Circuits by ClockGatingDynamic Power Reduction of Digital Circuits by ClockGating
Dynamic Power Reduction of Digital Circuits by ClockGatingIJERA Editor
 
A low quiescent current low dropout voltage regulator with self-compensation
A low quiescent current low dropout voltage regulator with self-compensationA low quiescent current low dropout voltage regulator with self-compensation
A low quiescent current low dropout voltage regulator with self-compensationjournalBEEI
 
A 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuitA 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuitVLSICS Design
 

Similaire à Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology (20)

AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
 
Design of ring vco using nine stages of differential amplifier
Design of ring vco using nine stages of differential amplifierDesign of ring vco using nine stages of differential amplifier
Design of ring vco using nine stages of differential amplifier
 
DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCO
DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCODESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCO
DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCO
 
LIC UNIT III.pptx
LIC UNIT III.pptxLIC UNIT III.pptx
LIC UNIT III.pptx
 
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
 
CMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative studyCMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative study
 
A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...
A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...
A NOVEL LOW POWER HIGH DYNAMIC THRESHOLD SWING LIMITED REPEATER INSERTION FOR...
 
A novel low power high dynamic threshold swing limited repeater insertion for...
A novel low power high dynamic threshold swing limited repeater insertion for...A novel low power high dynamic threshold swing limited repeater insertion for...
A novel low power high dynamic threshold swing limited repeater insertion for...
 
Design and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO SystemDesign and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO System
 
O0704080084
O0704080084O0704080084
O0704080084
 
Pll ieee Format
Pll ieee FormatPll ieee Format
Pll ieee Format
 
20689-39031-2-PB.pdf
20689-39031-2-PB.pdf20689-39031-2-PB.pdf
20689-39031-2-PB.pdf
 
DESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIES
DESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIESDESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIES
DESIGNING PHASE FREQUENCY DETECTOR USING DIFFERENT DESIGN TECHNOLOGIES
 
speed control of three phase induction motor using IOT
speed control of three phase induction motor using IOTspeed control of three phase induction motor using IOT
speed control of three phase induction motor using IOT
 
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorA High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
 
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorA High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
 
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSDESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
 
Dynamic Power Reduction of Digital Circuits by ClockGating
Dynamic Power Reduction of Digital Circuits by ClockGatingDynamic Power Reduction of Digital Circuits by ClockGating
Dynamic Power Reduction of Digital Circuits by ClockGating
 
A low quiescent current low dropout voltage regulator with self-compensation
A low quiescent current low dropout voltage regulator with self-compensationA low quiescent current low dropout voltage regulator with self-compensation
A low quiescent current low dropout voltage regulator with self-compensation
 
A 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuitA 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuit
 

Dernier

Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...
Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...
Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...Amil baba
 
Phase noise transfer functions.pptx
Phase noise transfer      functions.pptxPhase noise transfer      functions.pptx
Phase noise transfer functions.pptxSaiGouthamSunkara
 
Basic Principle of Electrochemical Sensor
Basic Principle of  Electrochemical SensorBasic Principle of  Electrochemical Sensor
Basic Principle of Electrochemical SensorTanvir Moin
 
Dev.bg DevOps March 2024 Monitoring & Logging
Dev.bg DevOps March 2024 Monitoring & LoggingDev.bg DevOps March 2024 Monitoring & Logging
Dev.bg DevOps March 2024 Monitoring & LoggingMarian Marinov
 
EPE3163_Hydro power stations_Unit2_Lect2.pptx
EPE3163_Hydro power stations_Unit2_Lect2.pptxEPE3163_Hydro power stations_Unit2_Lect2.pptx
EPE3163_Hydro power stations_Unit2_Lect2.pptxJoseeMusabyimana
 
solar wireless electric vechicle charging system
solar wireless electric vechicle charging systemsolar wireless electric vechicle charging system
solar wireless electric vechicle charging systemgokuldongala
 
Graphics Primitives and CG Display Devices
Graphics Primitives and CG Display DevicesGraphics Primitives and CG Display Devices
Graphics Primitives and CG Display DevicesDIPIKA83
 
UNIT4_ESD_wfffffggggggggggggith_ARM.pptx
UNIT4_ESD_wfffffggggggggggggith_ARM.pptxUNIT4_ESD_wfffffggggggggggggith_ARM.pptx
UNIT4_ESD_wfffffggggggggggggith_ARM.pptxrealme6igamerr
 
Guardians and Glitches: Navigating the Duality of Gen AI in AppSec
Guardians and Glitches: Navigating the Duality of Gen AI in AppSecGuardians and Glitches: Navigating the Duality of Gen AI in AppSec
Guardians and Glitches: Navigating the Duality of Gen AI in AppSecTrupti Shiralkar, CISSP
 
Mohs Scale of Hardness, Hardness Scale.pptx
Mohs Scale of Hardness, Hardness Scale.pptxMohs Scale of Hardness, Hardness Scale.pptx
Mohs Scale of Hardness, Hardness Scale.pptxKISHAN KUMAR
 
Transforming Process Safety Management: Challenges, Benefits, and Transition ...
Transforming Process Safety Management: Challenges, Benefits, and Transition ...Transforming Process Safety Management: Challenges, Benefits, and Transition ...
Transforming Process Safety Management: Challenges, Benefits, and Transition ...soginsider
 
Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...
Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...
Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...Sean Meyn
 
nvidia AI-gtc 2024 partial slide deck.pptx
nvidia AI-gtc 2024 partial slide deck.pptxnvidia AI-gtc 2024 partial slide deck.pptx
nvidia AI-gtc 2024 partial slide deck.pptxjasonsedano2
 
SUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docx
SUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docxSUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docx
SUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docxNaveenVerma126
 
me3493 manufacturing technology unit 1 Part A
me3493 manufacturing technology unit 1 Part Ame3493 manufacturing technology unit 1 Part A
me3493 manufacturing technology unit 1 Part Akarthi keyan
 
ASME BPVC 2023 Section I para leer y entender
ASME BPVC 2023 Section I para leer y entenderASME BPVC 2023 Section I para leer y entender
ASME BPVC 2023 Section I para leer y entenderjuancarlos286641
 
Nodal seismic construction requirements.pptx
Nodal seismic construction requirements.pptxNodal seismic construction requirements.pptx
Nodal seismic construction requirements.pptxwendy cai
 
Technology Features of Apollo HDD Machine, Its Technical Specification with C...
Technology Features of Apollo HDD Machine, Its Technical Specification with C...Technology Features of Apollo HDD Machine, Its Technical Specification with C...
Technology Features of Apollo HDD Machine, Its Technical Specification with C...Apollo Techno Industries Pvt Ltd
 
sdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdf
sdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdfsdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdf
sdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdfJulia Kaye
 

Dernier (20)

Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...
Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...
Best-NO1 Best Rohani Amil In Lahore Kala Ilam In Lahore Kala Jadu Amil In Lah...
 
Phase noise transfer functions.pptx
Phase noise transfer      functions.pptxPhase noise transfer      functions.pptx
Phase noise transfer functions.pptx
 
Basic Principle of Electrochemical Sensor
Basic Principle of  Electrochemical SensorBasic Principle of  Electrochemical Sensor
Basic Principle of Electrochemical Sensor
 
Dev.bg DevOps March 2024 Monitoring & Logging
Dev.bg DevOps March 2024 Monitoring & LoggingDev.bg DevOps March 2024 Monitoring & Logging
Dev.bg DevOps March 2024 Monitoring & Logging
 
EPE3163_Hydro power stations_Unit2_Lect2.pptx
EPE3163_Hydro power stations_Unit2_Lect2.pptxEPE3163_Hydro power stations_Unit2_Lect2.pptx
EPE3163_Hydro power stations_Unit2_Lect2.pptx
 
solar wireless electric vechicle charging system
solar wireless electric vechicle charging systemsolar wireless electric vechicle charging system
solar wireless electric vechicle charging system
 
Graphics Primitives and CG Display Devices
Graphics Primitives and CG Display DevicesGraphics Primitives and CG Display Devices
Graphics Primitives and CG Display Devices
 
Litature Review: Research Paper work for Engineering
Litature Review: Research Paper work for EngineeringLitature Review: Research Paper work for Engineering
Litature Review: Research Paper work for Engineering
 
UNIT4_ESD_wfffffggggggggggggith_ARM.pptx
UNIT4_ESD_wfffffggggggggggggith_ARM.pptxUNIT4_ESD_wfffffggggggggggggith_ARM.pptx
UNIT4_ESD_wfffffggggggggggggith_ARM.pptx
 
Guardians and Glitches: Navigating the Duality of Gen AI in AppSec
Guardians and Glitches: Navigating the Duality of Gen AI in AppSecGuardians and Glitches: Navigating the Duality of Gen AI in AppSec
Guardians and Glitches: Navigating the Duality of Gen AI in AppSec
 
Mohs Scale of Hardness, Hardness Scale.pptx
Mohs Scale of Hardness, Hardness Scale.pptxMohs Scale of Hardness, Hardness Scale.pptx
Mohs Scale of Hardness, Hardness Scale.pptx
 
Transforming Process Safety Management: Challenges, Benefits, and Transition ...
Transforming Process Safety Management: Challenges, Benefits, and Transition ...Transforming Process Safety Management: Challenges, Benefits, and Transition ...
Transforming Process Safety Management: Challenges, Benefits, and Transition ...
 
Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...
Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...
Quasi-Stochastic Approximation: Algorithm Design Principles with Applications...
 
nvidia AI-gtc 2024 partial slide deck.pptx
nvidia AI-gtc 2024 partial slide deck.pptxnvidia AI-gtc 2024 partial slide deck.pptx
nvidia AI-gtc 2024 partial slide deck.pptx
 
SUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docx
SUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docxSUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docx
SUMMER TRAINING REPORT ON BUILDING CONSTRUCTION.docx
 
me3493 manufacturing technology unit 1 Part A
me3493 manufacturing technology unit 1 Part Ame3493 manufacturing technology unit 1 Part A
me3493 manufacturing technology unit 1 Part A
 
ASME BPVC 2023 Section I para leer y entender
ASME BPVC 2023 Section I para leer y entenderASME BPVC 2023 Section I para leer y entender
ASME BPVC 2023 Section I para leer y entender
 
Nodal seismic construction requirements.pptx
Nodal seismic construction requirements.pptxNodal seismic construction requirements.pptx
Nodal seismic construction requirements.pptx
 
Technology Features of Apollo HDD Machine, Its Technical Specification with C...
Technology Features of Apollo HDD Machine, Its Technical Specification with C...Technology Features of Apollo HDD Machine, Its Technical Specification with C...
Technology Features of Apollo HDD Machine, Its Technical Specification with C...
 
sdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdf
sdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdfsdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdf
sdfsadopkjpiosufoiasdoifjasldkjfl a asldkjflaskdjflkjsdsdf
 

Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology

  • 1. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 10.5121/vlsic.2010.1201 1 DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY Ms. Ujwala A. Belorkar 1 and Dr. S.A.Ladhake2 1 Department of electronics & telecommunication ,Hanuman Vyayam Prasarak Mandal’s College of Engineering & Technology, Amravati. Maharashtra. ujwalabelorkar@rediffmail.com 2 Sipana’s College of Engineering & Technology, Amravati, Maharashtra. sladhake@yahoo.co.in ABSTRACT Power has become one of the most important paradigms of design convergence for multi gigahertz communication systems such as optical data links, wireless products, microprocessor & ASIC/SOC designs. POWER consumption has become a bottleneck in microprocessor design. The core of a microprocessor, which includes the largest power density on the microprocessor. In an effort to reduce the power consumption of the circuit, the supply voltage can be reduced leading to reduction of dynamic and static power consumption. Lowering the supply voltage, however, also reduces the performance of the circuit, which is usually unacceptable. One way to overcome this limitation, available in some application domains, is to replicate the circuit block whose supply voltage is being reduced in order to maintain the same throughput .This paper introduces a design aspects for low power phase locked loop using VLSI technology. This phase locked loop is designed using latest 45nm process technology parameters, which in turn offers high speed performance at low power. The main novelty related to the 45nm technology such as the high-k gate oxide ,metal-gate and very low-k interconnect dielectric described. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD, practical experience in layout design KEYWORDS Phase locked loop (PLL), voltage-controlled oscillator (VCO), 45nm technology, VLSI technology, low power. 1. INTRODUCTION The electronics industry has achieved a phenomenal growth over the last two decades, mainly due to the rapid advances in integration technologies, large-scale
  • 2. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 2 systems design - in short, due to the advent of VLSI [1]. The number of applications of integrated circuits in high-performance computing, telecommunications, and consumer electronics has been rising steadily, and at a very fast pace. Typically, the required computational power (or, in other words, the intelligence) of these applications is the driving force for the fast development of this field. A new MOS model, called BSIM4, has been introduced in 2000 [2]. A simplified version of this model is supported by Microwind 3.1, and recommended for ultra-deep submicron technology simulation. The role of oscillators is to create a periodic logic or analog signal with a stable and predictable frequency. Oscillators are required to generate the carrying signals for radio frequency transmission, but also for the main clocks of processors. The output is equal to the input, and the phase difference is equal to one fourth of the period (π/2) according to the phase Detector principles. The phase-lock-loop (PLL) is commonly used in microprocessors to generate a clock at high frequency ( Fout = 2GHz for example) from an external clock at low frequency ( Fref = 100MHz for example) [3]. The PLL is also used as a clock recovery circuit to generate a clock signal from a series of bit transmitted in serial without synchronization clock. The PLL uses a high frequency oscillator with varying speed, a counter, a phase detector and a filter. The PLL includes a feedback loop which lines up the output clock ClkOut with the input clock ClkIn through a phase locking stabilization process. When locked, the high input frequency fout is exactly N* fin as shown in figure.1. A variation of the input frequency fin is transformed by the phase detector into a pulse signal which is converted in turn into variation of the analog signal Vc [3].This signal changes the VCO frequency which is divided by the counter and changes clkDiv according to fin.
  • 3. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 3 Figure 1. A PLL used for frequency demodulation. A basic PLL is a feedback system composed of three elements: a phase detector, a loop filter and a voltage controlled oscillator (VCO). The VCO is the most important functional unit in the PLL. Its output frequency determine the effectiveness of PLL. In addition to operating at highest frequency, this unit consumes the most of the power in the system [4]. Obviously, this unit is of particular focus to reduce power consumption. PLL with multiple outputs means to VCO with multiple output. This paper particularly focus on study and design of phase-locked loop with low power consumption using VLSI technology. The voltage controlled oscillator (VCO) generates a clock with a controllable frequency [4] . The VCO is commonly used for clock generation in phase lock loop circuits . The clock may vary typically by +/-50% of its central frequency. The current-starved inverter chain uses a voltage control Vcontrol to modify the current that flows in the N1, P1 branch as shown in figure.2. The current through N1 is mirrored by N2, N3 and N4. The same current flows in P1. The current through P1 is mirrored by P2, P2, and P4. Consequently, the change in
  • 4. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 4 Vcontrol induces a global change in the inverter currents, and acts directly, the delay. The Software microwind 3.1used in paper allows us to design and simulate an integrated circuit at physical description level [5]. The package contains a library of common logic and analog ICs to view and simulate. It also includes all the commands for a mask editor as well as original tools never gathered before in a single module such as 2D and 3D process view, Verilog compiler, tutorial on MOS devices. We can gain or access to Circuit Simulation by pressing one single key. The electric extraction of the circuit is automatically performed and the analog simulator produces voltage and current curves immediately. 2. TECHNOLOGY OVERVIEW & DESIGN ISSUES Figure.2 Basic Phase locked loop Analog PLLs are generally built of a phase detector, low pass filter and voltage- controlled oscillator (VCO) placed in a negative feedback configuration as shown in
  • 5. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 5 fig.2 . There may be a frequency divider in the feedback path or in the reference path, or both, in order to make the PLL's output clock an integer multiple of the reference [6]. A non integer multiple of the reference frequency can be created by replacing the simple divide-by-N counter in the feedback path with a programmable pulse swallowing counter. This technique is usually referred to as a fractional-N synthesizer or fractional- N PLL. The oscillator generates a periodic output signal. Assume that initially the oscillator is at nearly the same frequency as the reference signal. Then, if the phase from the oscillator falls behind that of the reference, the phase detector causes the charge pump to change the control voltage, so that the oscillator speeds up. Likewise, if the phase creeps ahead of the reference, the phase detector causes the charge pump to change the control voltage to slow down the oscillator. The low-pass filter smooth out the abrupt control inputs from the charge pump. Since initially the oscillator may be far from the reference frequency, practical phase detectors may also respond to frequency differences, so as to increase the lock-in range of allowable inputs. Depending on the application, either the output of the controlled oscillator, or the control signal to the oscillator, provides the useful output of the PLL system. A phase locked loop (PLL) with a single voltage controlled oscillator (VCO) is generally configured to lock multiple internal clocks to multiple incoming data signals of different frequencies. Because of low power scalability with lambda based rules, very high levels of integration and high performance, PLL with low power output is to be implement using 45nm deep submicron technology of VLSI [7]. Following are the main objective. 2.1 Low Power For low power, low leakage transistors will be used and a little variation in frequency will be compromise on [8]. For low power, low leakage transistors is used and compromised on little frequency. Also there will be a shutdown input in proposed circuit which will being the PLL to hold or there can be a pin, which if enabled then will make the PLL frequency to half [9].
  • 6. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 6 2.2 Advanced VCO The VCO is the most important functional unit in the PLL Its output frequency determines the effectiveness of PLL. In addition to operating at highest frequency this unit consumes the most of the power in the system. Obviously this unit is a particular focus to reduce power consumption.It is objective of this work to demonstrate that gigahertz frequency range and milliwatt power consumption of a monolithic CMOS VCO with good phase noise performance can be achieved. The phase detector of the PLL is the XOR gate. The XOR gate output produces a regular square oscillation VPD when the clock input circuit and signal input div1n have one quarter of period shift (or 900 or /2)π /2 ) For other angles, the output is no more regular. At initialization, the average value of XOR output VPD is close to 0. When the phase between clkDiv and ClkIn is around)π /2, PD V is VDD/2 . Then it is increases up to VDD. The gain of the phase detector is the ratio between PD V and φ ∆ . When the phase difference is larger than π , the slope sign is negative until 2π . When locked, the phase difference should be close to π /2 [9]. Average value Of VPD (c) π π = ∆ VDD (b) Ideal position VDD/2 Phase difference φ ∆ (a) π φ = ∆ clkIn-ClkDiv 0 0 π /2 π 3π /2 2π Phase difference φ ∆ Figure3.The XOR Phase detector This is shown in figure 3. Obsequently, PD V and the phase difference are linked by expression π φ ∆ = . DD PD V V
  • 7. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 7 The filter of PLL is used to transform the instantaneous phase difference PD V into an analog voltage VC which is equivalent to the average voltage PD V . The rapid variations of the phase detector output are converted into a slow varying signal VC by filter, which will later control the voltage controlled oscillator. The current mirror is one of the most useful basic block inn analog design. It is primarily used to copy currents. The VCO is commonly used for clock generation in phase lock loop circuits. The clock may vary typically by +/- 50percent of its central frequency for which current mirror/current started circuits will be used. Besides this charge pump circuits will also be used to convert digital error pulse to analog error current. 3. SIMULATION SETUP This paper describes the improvement related to the CMOS 45nm technology and the implementation of this technology in Microwind 3.1. For technology mode 45nm[4], effective gate length is 25nm with metal gate and SiON gate dielectric. There may exist several variants of the 45-nm process technology. One corresponds to the highest possible speed, at the price of a very high leakage current. This technology is called “High speed” as it is dedicated to applications for which the highest speed is the primary objective: fast microprocessors, fast DSP, etc. The Software Microwind 3.1 used in paper allows us to design and simulate an integrated circuit at physical description level. The package contains a library of common logic and analog ICs to view and simulate. It also includes all the commands for a mask editor as well as original tools never gathered before in a single module such as 2D and 3D process view, Verilog compiler, tutorial on MOS devices. You can gain access to Circuit Simulation by pressing one single key. The electric extraction of your circuit is automatically performed and the analog simulator produces voltage and current curves immediately. 4. EXPERIMENTAL RESULTS Figure 4. Shows the phase locked loop using 45nm technology. This PLL is designed with microwind 3.1 software using 45 nm design rule. The threshold voltage used is Vhigh equal to 1.00v. This PLL is designed for 7GHz frequency. For low power
  • 8. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 8 low leakage BSIM4 Transistors are used. This PLL includes current mirror, precharge and charge pump circuits with filter, phase detector and VCO. Figure 4. Low power phase locked loop (PLL) using 45nm technology. The simulation of a low power PLL is shown fallowing figure 5 .This shows the simulation of a high performance PLL circuit ,frequency verses time .The frequency is 7GHz. for which power consumed is 57.231 microwatt. The main drawback of this type of PLL is the great influence of temperature and VDD supply on the stability of the oscillation. If we change the temperature, the device current changes, and consequently the oscillation frequency are modified. Such oscillators are rarely used for high stability frequency generators.
  • 9. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 9 Figure 5. Simulation of low power pll of figure 4.(Frequency versus time). 5. CONCLUSION The fundamental difficulty of PLL design using deep submicron technology is to achieve low power consumption which may due to uncertainty in the value of threshold or supply voltage.[4]. Since PLLs are widely used in communication application such as frequency synthesis for missile tracking, noise stability is an important factor which can be analyzed with the components of filter. The Software used in paper allows us to design and simulate an integrated circuit at physical description level. The package contains a library of common logic and analog ICs to view and simulate. It also includes all the commands for a mask editor as well as original tools never gathered before in a single module such as 2D and 3D process view, Verilog compiler, tutorial on MOS devices. You can gain access to Circuit Simulation by pressing one single key. The electric extraction of your circuit is automatically performed and the analog simulator produces voltage and current curves immediately. The layout of PLL which is developed by us is a modified design of low power high performance VCO. This is a optimum design for use in industries at 45 nanotechnology. In the estimated design, more emphases is given on power consumption, layout design and many more. This report is a brief study of high
  • 10. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 10 performance PLL on 45 nanometer VLSI technology to achieve some objectives as mention above. ACKNOWLEDGEMENT The authors wish to thank Vinay Sharma, Technical Director, Ni2 logic designs Pvt. Ltd. Pune , for simulating discussions. REFERENCES [1] Wiki pedia, “Phase-locked loop” Free Encyclopedia. [2] E. Sicard, Syed Mahfuzul Aziz , “Introducing 45 nm technology in Microwind3,” Microwind application note. [3] E. Sicard, S. Delman- Bendhia, “Deep submicron CMOS Design”. [4] Fernando Rangel De Sousa, “A reconfigurable high frequency phase-locked loop” IEEE trans actions on instrumentation & measurement Vol. 53 No. 4 Aug. 2004. [5] www.microwind .com. [6] E. Sicard, S. Delman- Bendhia, “Advanced CMOS Cell Design”, Tata McGraw Hill . [7] Gorth Nash, “Phase locked loop design fundamentals”, AN535 application note. [8] Recardo Gonzalex, “Supply and threshold voltage scaling for low power CMOS” IEEE journal Of solid state circuits Vol. 32 No. 8 April 1997. [9] R. E. Best, “Phase locked loops design, simulation and application”, Mc Graw Hill 2003, ISBMO-07-14/20/8. [10] R. Rogenmoser et al., “1.16 GHz dual-modulus 1.2 _m CMOS prescaler,” in IEEE Custom IC’s Conf., 1993. [11] N. Foroudi, “CMOS high-speed dual-modulus frequency divider for RF frequency synthesizers,” M. Eng. thesis, Carleton University, Ottawa, Canada, 199.1 [12] M. Banu, “MOS oscillators with multi-decade tuning range and gigahertz maximum speed,” IEEE J. Solid-State Circuits,vol. 23. [13] Chih-Ming Hung and Kenneth K. O, “A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop,” IEEE J. Solid-State Circuits Vol. 37 No. 4 April 2002. [14] Navid Azizi, Student Member, IEEE, Muhammad M. Khellah, Member, IEEE, Vivek K. De, Senior Member, IEEE,and Farid N. Najm, Fellow, IEEE, “Variations-Aware Low-Power Design And BlockClustering With Voltage Scaling,” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS Vol. 15 No.7, July 2007 .
  • 11. International journal of VLSI design & Communication Systems ( VLSICS ), Vol.1, No.2, June 2010 11 Authors Short Biography Ms. Ujwala A. Belorkar was born in Amravati Maharashtra in 1970. She received the M.E. Degree in Digital Electronics from S.G.B. Amravati University, Amravati in 2004 & pursuing Ph.D. Degree in Electronics Engineering with specialization in VLSI technology. Currently she is working as a Assistant Professor & Head in Electronics & Telecommunication Department at H.V.P.M’s College of Engineering & Technology, Amravati. Also she is working as a visiting faculty for M.Tech. in Advanced Electronics at Govt. College of Engineering Amravati. Her interests are in Micro Electronic System Design using VLSI /CMOS Technology. Dr. S. A. Ladhake was born in Amravati Maharashtra in 1958. He was worked as Assistant Professor from 1991 to 1998 and Professor from 1998 to 2004 at Professor Ram Meghe Institute of Technology and research Badnera. Now he is working as Principal at Sipna’s College of Engineering & Technology Amravati from 2005. He is research guide for Ph.D. at S.G.B. Amravati University, Amravati. His interests of research are in Micro Electronic System Design using VLSI technology & VHDL coding .