Ramdas Mozhikunnath

306 Abonné

1) Experienced Verification engineer with 17+ years of experience in pre-silicon and post-silicon verification of complex ASIC and microprocessors with a passion for continuous learning and building technical knowledge. 2) Expertise in microprocessor cores, caches, coherency and memory sub-system micro architecture and verification along with deep understanding of Verification methodologies and programming languages like SystemVerilog, C++, OVM , UVM etc. 3) Co-Author of the Book - "Cracking Digital VLSI Verification Interview: Interview Success" - A golden reference guide for Verification Engineers at all experience level (Available on Amazon) 4) Passionate in Traini...

systemverilog vlsi functional verification asic vlsi jobs semiconductor asic design uvm digital design vlsi interview career semiconductors ovm vlsi training soc teqip eda verification uvm verification methodologies online courses essci training bms workshop careers interview interviews udemy computer architecture risc-v cpu embedded systems semiconductor companies graduation microelectronics electronics engineering higher education design quiz exercise questions education and training bmsce randomization lab coverage constraints excellence google programming electronics fpga functional verificaiton fpga soc tutorials

Tout plus

Présentations
Documents
Infographies

Plus récents Les plus populaires

Ramdas Mozhikunnath

CPU Verification

Verification Engineer - Opportunities and Career Path

Randomization and Constraints - Workshop at BMS College

Advances in Verification - Workshop at BMS College of Engineering

Cracking Digital VLSI Verification Interview: Interview Success

SOC Verification using SystemVerilog

SystemVerilog based OVM and UVM Verification Methodologies

Memory consistency models and basics

Load Store Execution