NECST Lab @ Politecnico di Milano

25 Abonné

The NECST Lab (Novel, Emerging Computing System Technologies Laboratory), The System Architecture Group lab, gathers several different research themes, from the previously existing labs MICROLab and VPLab. It comprises a number of different research lines on advanced topics in computing systems, ranging from architectural characteristics, to hardware-software codesign methodologies, to security and dependability issues of complex system architectures (scaling from mobile devices to large virtualized datacenters). Furthermore, the laboratory pursues its “historical” tradition of research in the definition of methodologies and techniques regarding testability, and fault tolerance.

necstlab polimi necst ngc ngc18 #necstlab #ngc17 #polimi ngcx computer science hack@necst necstcamp hackthenecstcamp xohw19 xohw biomedical engineering fpga berkeley htn necstlab/lbnl/ucb workshop data analysis ngcle hacking #necstlabatxilinx hne #hne autonomous driving unimore hipert lab machine learning engineering snw stanford #hnej17 e-novia #necstlabatoracle emphasis facebook microsoft rarediseases #necstlabatsamsungresearchamerica xilinx #necst raw18 ideas team sdaccel pizza neuronsonwheels #peopleatdeib genomics hack people@deib laba #necstlabatmicrosoft #necstatberkeley pynoli cryptogenomics gpu #shire #rarehack2018 necstfridaytalk oracle google design ecg htn19 consulting jemp computer vision stress hardware contest iccd17 #necstlabatquid innovative teaching graphs education cloud computing hackathon didattica graph analytics smart city nutrition inclusion diversity courses@necst bioengineering #hackthenecstcamp intel necstlabatsysdig snw18 #necstlabatpinterest #necstatbloomberg didattica innovativa computer architecture teaching product design regular expressions finance drug repurposing cluster pyng emergency situations lung cancer neural networks ai artificial neural networks string matching wearable microservices pagerank computer coronavirus politecnico di milano stem cloud performance sugar art signal analysis hakcthenecstcamp health talk creativy brera kubernetes serverless image processing sleep training bioinformatics resting state networks fmri domain specific architectures chronic diseases speech recognition ibm keynote wrc fitjarvis crossfitmanager sleepscore biosquat 3dimo ciacra fitandreach fooday zeitn0t necsteat phealthier deltateam #healthfusion #radar #cloudia #metis #necstcsmp #necstcamp #passioninaction fridaytalk nets.ft sra samsung sysdig pinterest necstlabatpinterest nectlabatpinterest uber necstatuber #raw18 #ngc18 #ngc hppac interpro iterpro designcontest ercole drinkable morpheus takeyourtoken vivado social media ictp heterogeneous architecture autonomic adaptive system reconfigurable acso s&w xempupil numpynq hug guantino docker cap sport&&wellness mit caos #closingsession #aot #orion #keepwatch #wlafpga #hymn #thebicameralminds #sognidoro #random #segboomb #iss #boxuhome #boobeca #beware #hack #deib hnej17 #necstlabatsysdig #ibm #necstatsysdig dreams orca

Tout plus

Présentations
Documents
Infographies

Plus récents Les plus populaires

Architectural Optimizations for High Performance and Energy Efficient Smith-Waterman Implementation on FPGAs Using OpenCL

il y a 6 ans • 115 Vues

NECST Lab @ Politecnico di Milano

Self-adaptive container monitoring with performance-aware Load-Shedding policies

NNECST: an FPGA-based approach for the hardware acceleration of Convolutional Neural Networks

Fast Algorithms for Quantized Convolutional Neural Networks

Architectural Optimizations for High Performance and Energy Efficient Smith-Waterman Implementation on FPGAs Using OpenCL

A CAD Framework for FPGA-based Systems

CNN Dataflow Implementation on FPGAs

TiReX: a Tiled Regular eXpression matching architecture

XeMPUPiL: Towards Performance-aware Power Capping Orchestrator for the Xen Hypervisor

Self-adaptive container monitoring with performance-aware Load-Shedding policies

A CAD Framework for FPGA-Based Systems

Fast Algorithms for Quantized Convolutional Neural Networks

CAOS Demo: Vessel Segmentation Example

CNN Dataflow Implementation on FPGAs

Exploit FPGA-based Systems from Data Science High Level Languages

CNNECST: an FPGA-based approach for the hardware acceleration of Convolutional Neural Networks

earning by s/doing/h4ck1ng/ - Our experience learning application security through hacking competitions

Self-adaptive container monitoring with performance-aware Load-Shedding policies

A Highly Parallel Semi-Dataflow FPGA Architecture for Large-Scale N-Body Simulation

XeMPUPiL: Towards Performance-aware Power Capping Orchestrator for the Xen Hypervisor

Exploit FPGA-based Systems from Data Science High Level Languages